CPE/EE 421 Microcomputers

Instructor: Dr Aleksandar Milenkovic Lecture Note S18

*Material used is in part developed by Dr. D. Raskovic and Dr. E. Jovanov

CPE/EE 421/521 Microcomputers

MSP430 Documentation

- ➤ MSP430 home page (TI)
 - www.ti.com/msp430
- User's manual
 - http://www.ece.uah.edu/~milenka/cpe421-04S/manuals/slau049c.pdf
- Datasheet
 - http://www.ece.uah.edu/~milenka/cpe421-04S/manuals/slas272c.pdf
- > TI Workshop document
 - http://www.ece.uah.edu/~milenka/cpe421-04S/manuals/430 2002 atc workshop.pdf
- > IAR Workbench Tutorial
 - http://www.ece.uah.edu/~milenka/cpe421-04S/manuals/TUTOR.pdf

CPE/EE 421/521 Microcomputers

2

Review: Operating Modes for Basic Clock System

SCG1	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status
0	0	0	0	Active	CPU is active, all enabled clocks are active
0	0	0	1	LPM0	CPU, MCLK are disabled SMCLK , ACLK are active
0	1	0	1	LPM1	CPU, MCLK, DCO osc. are disabled DC generator is disabled if the DCO is not used for MCLK or SMCLK in active mode SMCLK, ACLK are active
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator remains enabled ACLK is active
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator disabled ACLK is active
1	1	1	1	LPM4	CPU and all clocks disabled

CPE/EE 421/521 Microcomputers

Operating Modes-General

The MSP430 family was developed for ultralow-power applications and uses different levels of operating modes. The MSP430 operating modes, give advanced support to various requirements for ultralow power and ultralow energy consumption. This support is combined with an intelligent management of operations during the different module and CPU states. An interrupt event wakes the system from each of the various operating modes and the RETI instruction returns operation to the mode that was selected before the interrupt event.

The ultra-low power system design which uses complementary metal-oxide semiconductor (CMOS) technology, takes into account three different needs:

- ☐ The desire for speed and data throughput despite conflicting needs for ultra-low power
- Minimization of individual current consumption
- ☐ Limitation of the activity state to the minimum required by the use of low power modes

CPE/EE 421/521 Microcomputers

5

Low power mode control

There are four bits that control the CPU and the main parts of the operation of the system clock

- CPUOff.
- SCG0, and SCG1.

These four bits support discontinuous active mode (AM) requests, to limit the time period of the full operating mode, and are located in the status register. The major advantage of including the operating mode bits in the status register is that the present state of the operating condition is saved onto the stack during an interrupt service request. As long as the stored status register information is not altered, the processor continues (after RETI) with the same operating mode as before the interrupt event.

CPE/EE 421/521 Microcomputers

6

Operating Modes-General

Another program flow may be selected by manipulating the data stored on the stack or the stack pointer. Being able to access the stack and stack pointer with the instruction set allows the program structures to be individually optimized, as illustrated in the following program flow:

□ Enter interrupt routine

The interrupt routine is entered and processed if an enabled interrupt awakens the MSP430:

- The SR and PC are stored on the stack, with the content present at the interrupt event.
- Subsequently, the operation mode control bits OscOff, SCG1, and CPUOff are cleared automatically in the status register. $\frac{1}{2} \left(\frac{1}{2} \right) = \frac{1}{2} \left(\frac{1}{2} \right) \left(\frac{1}{2} \right)$

□ Return from interrupt

Two different modes are available to return from the interrupt service routine and continue the flow of operation:

- Return with low-power mode bits set. When returning from the interrupt, the program counter points to the next instruction. The instruction pointed to is not executed, since the restored low power mode stops CPU activity.
- Return with low-power mode bits reset. When returning from the interrupt, the program continues at the address following the instruction that set the OscOff or CPUOff-bit in the status register. To use this mode, the interrupt service routine must reset the OscOff, CPUOff, SCGO, and SCGI bits on the stack. Then, when the SR contents are popped from the stack upon RETI, the operating mode will be active mode (AM).

CPE/EE 421/521 Microcomputers

Operating Modes - Software configurable

There are six operating modes that the software can configure:

- ☐ Active mode AM; SCG1=0, SCG0=0, OscOff=0, CPUOff=0: CPU clocks are active
- ☐ Low power mode 0 (LPM0); SCG1=0, SCG0=0, OscOff=0, CPUOff=1:
 - CPU is disabled MCLK is disabled

 - SMCLK and ACLK remain active
- ☐ Low power mode 1 (LPM1); SCG1=0, SCG0=1, OscOff=0, CPUOff=1:
 - · CPU is disabled

 - DCO's dc generator is disabled if the DCO is not used for MCLK or SMCLK when in active mode. Otherwise, it remains enabled.
 - SMCLK and ACLK remain active
- ☐ Low power mode 2 (LPM2); SCG1=1, SCG0=0, OscOff=0, CPUOff=1:
 - CPU is disabled
 - MCLK is disabled
 - DCO oscillator automatically disabled because it is not needed for MCLK or SMCLK
 - DCO's dc-generator remains enabled ACLK remains active

CPE/EE 421/521 Microcomputers

Operating Modes #2

- ☐ Low power mode 3 (LPM3); SCG1=1, SCG0=1, OscOff=0, CPUOff=1:
 - CPU is disabled
 - MCLK is disabled
 - SMCLK is disabled
 - DCO oscillator is disabled
 - DCO's dc-generator is disabled
 - ACLK remains active
- ☐ Low power mode 4 (LPM4); SCG1=X, SCG0=X, OscOff=1, CPUOff=1:

 - · ACLK is disabled
 - MCLK is disabled
 - SMCLK is disabled
 - DCO oscillator is disabled
 - DCO's dc-generator is disabled
 Crystal oscillator is stopped

CPE/EE 421/521 Microcomputers

9

11

Operating Modes-Low Power Mode in details

□Low-Power Mode 0 and 1 (LPM0 and LPM1)

Low power mode 0 or 1 is selected if bit CPUOff in the status register is set. Immediately after the bit is set the CPU stops operation, and the normal operation of the system core stops. The operation of the CPU halts and all internal bus activities stop until an interrupt request or reset occurs. The system clock generator continues operation, and the clock signals MCLK, SMCLK, and ACLK stay active depending on the state of the other three status register bits, SCG0, SCG1, and OscOff.

The peripherals are enabled or disabled with their individual control register settings, and with the module enable registers in the SFRs. All I/O port pins and RAM/registers are unchanged. Wake up is possible through all enabled interrupts.

□Low-Power Modes 2 and 3 (LPM2 and LPM3)

Low-power mode 2 or 3 is selected if bits CPUOff and SCG1 in the status register are set. Immediately after the bits are set, CPU, MCLK, and SMCLK operations halt and all internal bus activities stop until an interrupt request or reset occurs.

Peripherals that operate with the MCLK or SMCLK signal are inactive because the clock signals are inactive. Peripherals that operate with the ACLK signal are active or inactive according with the individual control registers and the module enable bits in the SFRs. All I/O port pins and the RAMI/registers are unchanged. Wake up is possible by enabled interrupts coming from active peripherals or RST/NMI.

CPE/EE 421/521 Microcomputers

Operating Modes-Low Power Mode in details

System Resets, Interrupts, and Operating Modes In low power mode 4 all activities cease; only the RAM contents, I/O ports, and registers are maintained. Wake up is only possible by enabled external interrupts.

Before activating LPM4, the software should consider the system conditions during the low power mode period . The two most important conditions are environmental (that is, temperature effect on the DCD), and the clocked operation conditions.

The environment defines whether the value of the frequency integrator should be held or corrected. A correction should be made when ambient conditions are anticipated to change drastically enough to increase or decrease the system frequency while the device is in LPM4.

Operating Modes-Examples

☐ The following example describes entering into low-power mode 0.

;===Main program flow with switch to CPUOff Mode BIS #18h,SR ;Enter LPMO + enable general interrupt GIE ;(CPUOff=1, GIE=1). The PC is incremented during execution of this instruction and

;points to the consecutive program step. The program continues here if the CPUOff ;bit is reset during the interrupt service routine. Otherwise, the PC retains its

; value and the processor returns to LPMO

☐ The following example describes clearing low-power mode 0. ;===Interrupt service routine=======


;CPU is active while handling interrupts BIC #10h.0(SP) ;Clears the CPUOff bit in the SR contents


;that were stored on the stack. ;RETI restores the CPU to the active state ; because the SR values that are stored on


; the stack were manipulated. This occurs ; because the SR is pushed onto the stack ;upon an interrupt, then restored from the stack after the RETI instruction.


CPE/EE 421/521 Microcomputers

12









Digital I/O Registers Operation

Input Register PnIN

Each bit in each PnIN register reflects the value of the input signal at the corresponding I/O pin when the pin is configured as I/O function

Bit = 0: The input is low

Do not write to PxIN. It will result in increased current consumption

17

19

Bit = 1: The input is high

Output Registers PnOUT

Each bit in each PnOUT register is the value to be output on the corresponding I/O pin when the pin is configured as I/O function and output direction.

Bit = 0: The output is low

Bit = 1: The output is high

CPE/EE 421/521 Microcomputers

Digital I/O Operation

Direction Registers PnDIR

Bit = 0: The port pin is switched to input direction

Bit = 1: The port pin is switched to output direction

Function Select Registers PnSEL

Port pins are often multiplexed with other peripheral module functions.

Bit = 0: I/O Function is selected for the pin

Bit = 1: Peripheral module function is selected for the pin

CPE/EE 421/521 Microcomputers

18

Digital I/O Operation

Interrupt Flag Registers P1IFG, P2IFG

(only for P1 and P2)

Bit = 0: No interrupt is pending

Bit = 1: An interrupt is pending

(Only transitions, not static levels, cause interrupts)

Interrupt Edge Select Registers P1IES, P2IES

(only for P1 and P2)

Each PnIES bit selects the interrupt edge for the corresponding I/O pin.

Bit = 0: The PnIFGx flag is set with a low-to-high transition

Bit = 1: The PnIFGx flag is set with a high-to-low transition

CPE/EE 421/521 Microcomputers

C Examples

MSP-TRESIDENT Dame Basicilcok Output buffered

SECUL, ALEX and MEXIX

void main (void)

BCSCTL2 |= SELS;

P5DIR |= 0x70; P5SEL |= 0x70;

while(1)

WDTCTL = WDTPW +WDTHOLD; // Stop Watchdog Time: DCOCTL = DCO0 + DCO1 + DCO2; // Max DCO

BCSCTL1 = RSEL0 + RSEL1 + RSEL2; // XT2on, max RSEL

// SMCLK = XT2

// P5.6,5,4 outputs

// P5.6,5,5 options

| P5.4|-->MCLK = DCO Max P5.5|-->SMCLK = XT2 P5.6|-->ACLK = 32kHz

/ M.Buccini // Texas Instruments, Inc // January 2004

Updated for IAR Embedded Workbench Version: 2.21B

PE/EE 421/521 Microcomputers

20

Timer_A MSP430x1xx > 16-bit counter with 4 operating modes > Selectable and configurable clock source > Three (or five) independently configurable capture/compare registers with configurable inputs > Three (or five) individually configurable output modules with 8 output modes > multiple, simultaneous, timings; multiple capture/compares; multiple output waveforms such as PWM signals; and any combination of these. > Interrupt capabilities ◆ each capture/compare block individually configurable

